Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
sigterm
on June 19, 2015
|
parent
|
context
|
favorite
| on:
Designing a CPU in VHDL, Part 1: Rationale, Tools,...
One can do the "two process design methodology" in Verilog too. It's not unique to VHDL.
Consider applying for YC's Fall 2025 batch! Applications are open till Aug 4
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
