One can do the "two process design methodology" in Verilog too. It's not unique ...

		sigterm on June 19, 2015 \| parent \| context \| favorite \| on: Designing a CPU in VHDL, Part 1: Rationale, Tools,... One can do the "two process design methodology" in Verilog too. It's not unique to VHDL.