I prefer Verilog but what you say is true or at least should be true if you want to end up with a good, easily debuggable result.