Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

I am a hardware designer. See my comment above, it's going to be ugly. Fast adders are still slow (and awkward), but they only have to propagate a single bit of information, this is much messier.

As a side-note carry-skip doesn't really work in modern VLSI, I guess you were probably thinking of carry-lookahead.




Consider applying for YC's Fall 2025 batch! Applications are open till Aug 4

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: