Then an ASIC for sparse matrix multiply. Valiant's reduction of CFG parsing. Massive speedup to parsing workflows, and boon to security by getting rid of hand rolled parsers.

> Massive parallel prefix and reduction operations in RAM

Sounds similar to Micron Automata Processor.

Micron's processor in memory doesn't have near the same bandwidth as a processor in memory array geared to doing parallel prefix.